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SYMBOLIC SWITCH/LINEAR CIRCUIT 
SIMULATOR SYSTEMS AND METHODS 
This invention claims the benefit of priority to U.S. Provi-
sional Patent Application 60/902,582 filed Feb. 21, 2007. 
FIELD OF INVENTION 
This invention relates to interactive and real time web-
based electrical circuit symbolic solver and simulators, in 
particular to an interactive and innovative graphical user 
interface (GUI) for creating circuit schematics and generating 
netlists, circuits symbolic solving and instant simulated solu-
tions, their systems and methods. 
BACKGROUND AND PRIOR ART 
Typical simulation tools that students in the Electrical 
Engineering (EE) field encounter after starting their first Cir-
cuits course are numerical in nature that is when presented 
with an input circuit, they iteratively solve it across a set of 
small time steps. The result is represented as a data set of 
output versus time, which can be plotted for further inspec-
tion. Such results don't help the student understand the ulti-
mate nature of circuits as Linear Time-Invariant systems with 
a finite dimensional basis in the solution space. PSpice is one 
example of a widely used software simulation tool that uses 
the approach mentioned earlier. 
Currently there are no circuit solvers that are available 
online. If any, they would be of limited capabilities. For 
example, several Electrical Circuits books provide web-
based circuit solvers for their examples used in the book. 
However, these solvers are very limited to the examples and 
they cannot be used to solve an arbitrary circuit. 
The prior techniques do not develop enhanced problem 
solving skills using inteme as a portable platform for the 
education environment. The prior techniques do not develop 
design skills and sharpen critical thinking. The prior tech-
niques do not develop global and comprehensive teaching 
circuit tools which can be adopted nationally for educational 
purposes. 
2 
bolic solver and simulators, systems and methods, that 
develop enhanced problem solving skills using internet as a 
portable platform for the education environment. 
A secondary objective of the present invention is to provide 
interactive and real time web-based electrical circuit sym-
bolic solver and simulators, systems and methods that 
develop design skills and sharpen critical thinking. 
A third objective of the present invention is to provide 
interactive and real time web-based electrical circuit sym-
10 bolic solver and simulators, systems and methods that 
develop global and comprehensive teaching circuit tools 
which can be adopted nationally for educational purposes. 
Another objective of the present invention is to provide an 
interactive web-based circuit drawing tool for user interaction 
15 and Netlist generation. Students can use the online circuit 
drawer to carry out circuit simulation on the web and access 
it virtually from any place. The online simulator provides a 
user friendly graphical user interface (GUI), which has the 
capability to allow students to draw electrical circuits and 
20 engage the symbolic circuit solver on them. 
Another objective of the present invention is to provide a 
versatile symbolic based linear circuit with switches solver. 
The solver works by accepting a Netlist from the drawing 
tool, and the element one wants to find the voltage across or 
25 current on, as input parameters. Then it either produces the 
plot or the time domain expression of the output. Frequency 
domain plots or Symbolic Transfer Functions are also pro-
duced. The solver gets its input from the circuit drawer. 
The SymCirc Symbolic Solver provides all simulation 
30 results as Time domain expressions composed of the basis 
functions that exclusively include exponentials, sines, 
cosines and/or t raised to any power. When the student con-
tinuously encounters such solution forms and correlates them 
with the plots, it drives him or her more smoothly into a 
35 deeper understanding of the subject matter on a level that 
would otherwise require much effort and time. 
The invention writes all components in the Java program-
ming language due to its extensive support of web applica-
tions. 
Thus, the need exists for solutions to the problems with the 40 
prior art. 
Further objects and advantages of this invention will be 
apparent from the following detailed description of the pres-
ently preferred embodiments which are illustrated schemati-
cally in the accompanying exhibits. BRIEF DESCRIPTION OF THE FIGURES 
FIG. 1 shows an overview screen shot of the innovative 45 DESCRIPTION OF THE PREFERRED 
EMBODIMENTS GUI (graphical user interface). 
FIG. 2 shows an example of a three loop circuit. 
FIG. 3 shows a circuit checking flowchart. 
FIG. 4 shows a netlist generator flowchart. 
FIG. 5 shows a netlist generation steps overview. 
FIG. 6 shows a netlist to schematic generator flowchart. 
FIG. 7 shows a flowchart for Net Parser module. 
FIG. 8 shows a flowchart for Symbolic module. 
FIG. 9 shows a flowchart for Time Domain Module 
FIG. 10 shows a flowchart for Switching module. 
FIG. 11 shows an overview flowchart for a specific execu-
tion. 
FIG.12 shows Interrelationship diagramofModule classes 
FIG. 13 shows a Pre-determinant evaluation limit finding 
algorithm. 
FIG. 14 shows Reduction of all dependent sources to 
VCCS case 
SUMMARY OF THE INVENTION 
A primary objective of the present invention is to provide 
interactive and real time web-based electrical circuit sym-
Before explaining the disclosed embodiments of the 
present invention in detail it is to be understood that the 
50 invention is not limited in its applications to the details of the 
particular arrangements shown since the invention is capable 
of other embodiments. Also, the terminology used herein is 
for the purpose of description and not of limitation. 
A list of components will now be described. 
55 1. Screen Shot of Graphical User Interface (GUI) 
5.Menubar 
10. Standard Tool Bar 
15. Canvas Toolbar 
20. Simulation Toolbar 
60 25. Components Toolbar 
30. Page Navigator 
35. Status bar 
40. Components Panel 
45. Visiting elements Panel 
65 50. Simulation Panel 
60. Drawing Panel 
70. View menu 
US 8,219,374 Bl 
75. Display Properties 
80. DC voltage source inputs 
100 Three Loop Circuit 
110 Resistor Checker 
3 
200. Netlist Generator Flowchart 
300. Netlist Generation Steps 
4 
The generated network of nodes and components is con-
sidered as a preliminary step for circuit simulation, which is 
fed through the symbolic solver engine for simulation and 
analysis. The Netlist generation flowchart and steps are 
shown in FIGS. 4 and 5 respectively. FIG. 4 shows a netlist 
generator flowchart 200. FIG. 5 shows a netlist generation 
steps overview 300. 400. Netlist to Schematic Generator Flowchart 
500. Net Parser Module Flowchart 
600. Symbolic Module Flowchart 
700. Time Domain Module Flowchart 
800. Switching Module Flowchart 
900. Specific Execution Route Flowchart 
GUI Interface 
The GUI interface has an implemented algorithm to con-
vert a given netlist to a schematic by directly typing the netlist 
10 to the netlist editor, which is implemented in the GUI inter-
face. The Netlist-to-Schematic generator 400 is comprised of 
the following four main modules as shown in FIG. 6: 
The GUI interface has integrated functionalities, which 15 
provide the user with the capability to construct a circuit 
schematic and generate a netlist. The invention can use a GUI 
interface system such as, but not limited to, one described in 
U.S. Pat. No. 6,121,965 to Kenney et al, which is incorporated 
1) The netlist interpreter, which interprets the netlist text to 
identified components names, nodes and attributes. 
2) The netlist checker which checks the netlist from the 
common circuit and netlist errors. 
3) The components generator, which builds the database of 
the identified components associated with nodes and 
attributes. 
4) The connection lines optimizer is an implemented algo-
rithm to draw the connection lines in the constructed 
schematic in very neat and organized presentation. 
An interactive and real time web-based electrical circuit 
by reference. The invention can use a remote server that is 20 
controlled by an educational institution such as a university, a 
technical school, a science school and academy, and the like. 
Additionally, the remote server can be an electronics book 
publisher, a science book publisher and a technical book 
publisher, and the like. 
Students, scientists, engineers, and the like, or other users 
can remotely access the server-side through their GUI inter-
faces as long as the interface can run Java applications. See for 
example, Eckel, Bruce, Thinking in Java, 3rd edition, 2002, 
which is nonessential subject matter incorporated by refer- 30 
ence. The interfaces can include, but are not limited to, desk-
top computers, laptop computers, PDAs (Personal Digital 
Assistants), and the like. 
25 simulator (SymCir) is presented, which provides the user 
with an interactive and innovative graphical user interface 
(GUI) to create a circuit schematic and generate a netlist. The 
implemented algorithms to check the schematic for common 
The user can add components to the GUI grid and manage 
the schematic efficiently using the implemented GUI's pan- 35 
els, toolbars, menu bars, popup menus, and the like. The GUI 
gives the user the option to change the component's attributes 
and save the changes to the components database, as shown in 
FIGS. 1 and 2. 
FIG. 1 shows an overview screen shot of the innovative 40 
GUI (graphical user interface) 1. FIG. 2 shows an example of 
a three loop circuit 100 with Resistor checker 110. Referring 
to FIGS.1-2, GUI screenl canincludeaMenubar5, Standard 
Tool Bar 10, Canvas Toolbar 15, Simulation Toolbar 20, 
Components Toolbar 25, Page Navigator 30, Status bar 35, 45 
Components Panel 40, Visiting elements Panel 45, Simula-
tion Panel 50, Drawing Panel 60, View menu 70, Display 
Properties 75, DC voltage source inputs 80, that can be used 
circuit errors and generate the netlist from the schematic are 
the main innovated integrated features in the GUI interface. 
Furthermore, The GUI has the capability to enter the netlist 
and feed it directly to the simulator with the feature of con-
structing the schematic from the given netlist. The netlist is 
then sent to the symbolic solver engine for simulation and the 
results are returned back to the GUI for display. 
SymCirc Symbolic Engine 
The symbolic solver engine can be decomposed into five 
main components (modules A through E), as follows, 
A The Netlist Parser module: a module that converts a 
Netlist into a corresponding symbolic indefinite admit-
tance matrix, while storing the values for the elements 
and inputs and other parameters like switch states for 
further use. The flowchart for this module is shown in 
FIG. 7. FIG. 7 shows a flowchart for Net Parser module 
500. 
As shown, the net list is entered, then the first line is 
checked. The units are eliminated and their weights is substi-
tuted, the component type is determined and then a symbolic to create a circuit having electrical components such as resis-
tors in circuits that can be tested. 50 Y-matrix is populated according to the component type. The 
parameter name and value are saved in source object code. If 
it is the last line of the netlist, the process is complete. If it is 
not the last line, the steps are repeated for each next line until 
The implemented circuit checker algorithm checks the 
connections of the constructed schematic for common circuit 
errors, such as an empty schematic, short circuit loops, float-
ing nodes, ground does not exist, dependent controllers 
doesn't exist, and the like, and notifies the user accordingly. 55 
FIG. 3 shows the circuit checking algorithm flowchart. 
Another main innovation is the implemented algorithm to 
generate the netlist from the schematic after checking the 
schematic for common circuit errors. The netlist generator 
has two phases: the network optimization, and the nodes 60 
assignment. In the network optimization phase, all the con-
nection lines, which are electrically connected, must be 
merged and reduced to an identified net name, In the nodes 
assignment phase, all components are traversed to assign a net 
name for each component's node. If there are two compo- 65 
nents, which have nodes that are electronically connected by 
a connection line, they should be assigned the same net name. 
the last line is complete. 
B Symbolic module: a module that implements the capa-
bility of constructing symbolic variables, aggregating 
them into expressions (multivariate polynomial or ratio-
nal), and manipulating them in different ways (simplifi-
cation, substitution, finding limits, etc.). Those symbolic 
objects can also be combined into Symbolic Matrix 
Objects on which symbolic determinant calculation, 
cofactoring and population operations can be per-
formed. This module is a critical part of SymCirc with 
which the tenets of the Indefinite Admittance Matrix 
approach for circuit analysis as described in Chen, Wai-
Kai, Active Network and Feedback Amplifier Theory, 
Chapter 2, Hemisphere Publishing Corporation, 1980, 
US 8,219,374 Bl 
5 
which is none essential subject matter, which is incor-
porated by reference. The flowchart for this module 600 
is shown in FIG. 8. 
C Time Domain Module: a module that picks up a rational 
function of s with numerical coefficients that represents 
the laplace transform of the output and through a process 
6 
furthermore suggests a way of unifying how the four 
dependent sources populate the Matrix. 
of root extraction, residue evaluation and applying the 
inverse laplace transform arrives at the time domain 
expressions of the signal at the output. The flowchart for 
this module 700 is shown in FIG. 9. As shown, the 10 
univariate polynomial rational funtion (Laplace trans-
form) is entered, using Laguerre's method the roots of 
the denominator and residue are found, the partial frac-
tion expansions are found and the inverse Laplace trans- 15 
form is applied to get the time domain expression. 
3. Rather than treating dependent current and voltage 
sources as separate cases, where the dependent voltage 
source would be considered as a constraint that reduces 
the size of the admittance matrix, a special symbolic 
impedance Xo is added to the voltage source in series. 
After applying Norton's theorem the voltage dependent 
source reduces to a current dependent source, which is 
easier and more efficient to populate within the matrix as 
shown in Chen, Wai-Kai, Active Network and Feedback 
Amplifier Theory, Chapter 2, Hemisphere Publishing 
Corporation, 1980. Later, the limit finding algorithms 
are invoked to force all Xo terms to approach zero and 
therefore disappear. FIG. 8 summarizes how all the 
dependent sources relate to the Voltage Controlled Cur-
D Switching Module: The part of SymCirc that collects 
information about the switches within the circuit and 
rent Source. 
their states with respect to time. The flowchart for this 
module 800 is shown in FIG. 10. As shown, the module 20 
collect the switching elements form the netlist and stores 
the initial state and switch time for each of the switches. 
The collected data is used to find which switches are on 
4. When dependent sources exist in the circuit, the limit 
finding functions manipulate the cofactor matrices 
before finding the determinant so as to reduce the com-
plexity and length (therefore reducing processing time) 
of the resulting transfer functions. This pre-determinant 
evaluation limit finding is done as elaborated in the 
example in FIG. 13 showing the cofactor that reduces to 
the transfer function numerator. The term (1/Xo t that 
appears normally cancels out with an equivalent term in 
and off at any time t greater than zero and determines the 
state change time for the circuit in chronological order. 25 
E Plotter Module: A module that plots time and frequency 
domain plots of the simulation results, with ability to 
control domain, zoom level, resolution and time shift. It 
is built on top of jFreeChart which is an open source 
charting library for Java. 
The SymCirc symbolic Engine receives the Netlist pro-
duced by a front end GUI circuit drawer and returns to the user 
either the symbolic transfer function, the time domain 
response as an expression or a plot, or the frequency response 
plot. The Engine is implemented in Java for web accessibility. 
It is capable of dealing with arbitrary Linear Circuits with 
Switching elements. FIG. 11 shows an overview flowchart 
900 for a specific execution route. FIG. 12 shows an interre-
lationship diagram of modules (a toe) classes. 
The implementation is built upon a Symbolic Algebra 
module that is used to apply the techniques discussed in Chen, 
Wai-Kai, Active Network and Feedback Amplifier Theory, 
Chapter 2, Hemisphere Publishing Corporation, 1980, which 
is nonessential subject matter incorporated by reference, on 
symbolic variable entries rather than numeric ones. 
Innovations in the application of those techniques include 
a unified approach to presenting the dependent sources by the 
introduction of durnniy parameters that are limited to zero, 
applying a novel method of finding said limits before evalu-
ating the determinant since determinant evaluation is the 
bottleneck. Finally, another innovation is the treatment of all 
sources as impedances then finding specific transfer functions 
by applying the limiting procedure directly on the produced 
transfer function therefore eliminating the need to evaluate 
determinants more than once. 
The main innovative aspects in the implementation of the 
SymCirc symbolic solving Engine stem from the fact that the, 
1. Indefinite Admittance Matrix, from which the response 
is computed, is populated with symbolic rather than 
numerical elements 
2. The developed procedure for finding limits at infinity 
and zero for symbolic expressions allows a much sim-
pler attack of the problem of evaluating the cofactors and 
determinant as described in Chen, Wai-Kai, Active Net-
work and Feedback Amplifier Theory, Chapter 2, Hemi-
sphere Publishing Corporation, 1980, which is nones-
sential subject matter incorporated by reference and 
30 
the cofactor of the denominator, unless the transfer func-
tion must reduce to zero, in that case power R of the 
denominator cofactor will be larger than the numerator 
power R. FIG. 14 shows the algorithm for reducing all 
dependent sources to Voltage Controlled Current 
Sources (VCCS). 
The symbolic circuit solver is the core of the Interactive 
Linear Circuits Symbolic Simulation Tool. It is subdivided 
35 into several subroutines which when applied in succession to 
a Netlist yield the Symbolic time response. The flowchart of 
FIG. 11 starting from third execution block shows an outline 
of what each subroutine does. After simulation is requested 
by the user through the Simulation & Analysis menu the 
40 Netlist Parser passes the Netlist into a class that uses the list 
data to populate the Indefinite Admittance Matrix for the 
circuit. The Indefinite Admittance Matrix is populated like 
any regular admittance matrix by the following rule: 
45 
yi/={Sum of admittances connected to node i, ifi=j 
{Negative sum of admittances between i and j, if i"'j 
The only difference between this and the regular admittance 
matrix is that for this case the ground reference node is con-
sidered to be outside the circuit. Note that all entries are in the 
frequency domain in this example since a dynamic response 
50 is desired. 
Then, depending on which outputs the user chooses to 
compute the symbolic results for, the program computes all 
required determinants and cofactors symbolically. The algo-
rithms are adjusted to manipulate symbolic objects rather 
55 than just numerical values. Determinants were implemented 
using the method of LU factorization since it is fast and 
efficient which is a big advantage for a simulation tool, and it 
was actually discovered that this part is not a bottleneck for 
the simulation, unlike later parts where large symbolic results 
60 may need to be manipulated. All transfer functions are mod-
eled as objects and are reduced to a standard rational s-func-
tion (Laplace domain) form before being displayed. The next 
step extracts the roots of the s-function denominator, it is well 
known that the values and number of the roots depend on the 
65 coefficients and order of the circuit (number of storage ele-
ments) respectively. Those same coefficients are of course 
functions of the circuit parameters (admittances, capacitance 
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and inductance values, etc.). At this point the numerical val-
ues of the circuit components are substituted into the transfer 
functions since it is impossible to get roots in closed symbolic 
form for polynomial equations larger than fifth order. 
Laguerre's root finding algorithm was implemented here due 
to its capability of converging quickly to complex roots. The 
algorithm definition is: 
1. Let sk be a random complex number 
4. Calculate 
2. Calculate A= D
1
(s,) 
D(s,) 
3. Calculate B = A 2 - D
11 
(sk) 
D(s,) 
n 
C= , 
A ± ,/ (n - 1 )(nB - G2) 
Choose the sign that gives the larger denominator absolute 
10 
15 
20 
value (where n is the number of roots). 25 
5. Set sk+i=sk-C 
6. Repeat 2 to 5 until convergence occurs, store root as rk 
7. Divide Denominator by (s-rk), Repeat 2-7 for result. 
The Java class that implemented the above algorithm returns 
all roots with the multiplicity for each one. It then hands the 30 
root data to another module that applies the Residue theorem 
to essentially obtain the partial fraction expansion of the 
transfer function: 
1 { ,r-1 } ResT(s) = --- lim --1 [(s- s,rT(s)] s=sk (m - 1) ! s-'>sk &sm-
35 
All partial fraction objects are then fed into the Symbolic 40 
Inverse Laplace transform module which constructs the final 
required time response. The GUI provides tools for graphi-
cally plotting such responses with respect to time or just 
potting the frequency response. 
Another innovation is the treatment of all independent 45 
sources (inputs and those representing capacitor and inductor 
initial conditions) as resistors and populating them into the 
admittance matrix as such. Due to the fact that the evaluation 
of the symbolic determinant step is a bottleneck in the code, 
this novel technique requires evaluating the determinant only 50 
once rather than the number of sources in the circuit as pre-
sented in Chen, Wai-Kai, Active Network and Feedback 
Amplifier Theory, Chapter 2, Hemisphere Publishing Corpo-
ration, 1980. The produced transfer function is then reduced 
to the correct form for a specific input by limiting the symbol 55 
representing that input to infinity (whether the input is a 
voltage or a current), and limiting all other symbols repre-
senting voltage and current sources to zero and infinity 
respectively. 
While the invention has been described, disclosed, illus- 60 
trated and shown in various terms of certain embodiments or 
modifications which it has presumed in practice, the scope of 
the invention is not intended to be, nor should it be deemed to 
be, limited thereby and such other modifications or embodi-
ments as may be suggested by the teachings herein are par- 65 
ticularly reserved especially as they fall within the breadth 
and scope of the claims here appended. 
8 
We claim: 
1. A GUI (graphical user interface) system comprising: 
a processor; 
a memory; 
a simulator for a user to draw a new electrical circuit 
containing components on a display, each component 
including one or more of a label, a value and a unit; 
a circuit checker to check electrical connections in the new 
electrical circuit for checking for errors in the new elec-
trical circuit and notifying the user when error are found; 
a netlist generator for generating a netlist of nodes and 
components from the error checked electrical circuit; 
a netlist editor for receiving the netlist of nodes and com-
ponents; annetlist-to-schematic algorithm to convert the 
netlist of nodes and components to a test schematic, the 
netlist-to-schematic algorithm consisting of: 
a netlist interpreter for interpreting netlist text from a 
netlist to identified components names, nodes and 
attributes; 
a netlist checker for checking the netlist for common 
circuit and netlist errors; 
a component generator for building a database of iden-
tified components associated with nodes and 
attributes of the checked netlist; and 
a connection lines optimizer for drawing connection 
lines from the database of the identified components 
to generate an error free schematic; and 
a symbolic solver engine to simulate the circuit shown in 
the test schematic, wherein the GUI interface is used as 
an online circuit simulator, the symbolic solver engine 
consisting of: 
a netlist parser module to convert the netlist into a cor-
responding symbolic indefinite admittance matrix 
and storing values for circuit components, inputs and 
component parameters, the netlist parser module con-
sisting of: 
for each component, 
a first set of parser instructions to eliminate the com-
ponent units by substituting their units; 
a second set of parser instructions to determine a 
component type; 
a third set of parser instructions to populate a sym-
bolic Y-matrix according to the component type; 
and 
a fourth set of parser instructions to save a parameter 
name and value in source object; 
a symbolic module to construct symbolic variables, aggre-
gating the symbolic variables into expressions and 
manipulating the symbolic variables; 
a time domain module to produce a time domain expres-
sion from the results of the symbolic module; 
a switching module to collect information about a switch-
ing component in the circuit and the state of the switch-
ing component with respect to time; 
an output consisting of at least one of a symbolic transfer 
function, a time domain response as an expression, the 
time domain as a plot or a frequency response plot; and 
a plotter module to plot the time and frequency domain of 
the simulated results. 
2. The GUI system of claim 1, wherein the circuit simulator 
includes: 
a Java program to run the simulator. 
3. The GUI system of claim 1, wherein the checked errors 
are selected from a group consisting of: 
an empty schematic, short circuit loops, floating nodes, 
ground that does not exist, dependent controllers that do 
not exist, and combinations thereof. 
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4. The GUI system of claim 1, wherein the netlist generator 
consisting essentially of: 
a network optimizer phase; and 
a nodes assignment. 
5. The GUI system of claim 4, wherein the network opti-
mizer consists of: 
a merger for merging all electrically connected connection 
lines; and 
a reducer for reducing the merged lines to an identified net 
name. 10 
6. The GUI system of claim 5, wherein the nodes assigner 
phase consists of: 
a traverser to traverse each components node; and 
an assigner for assigning all traversed components for each 
component node to a net name, traversed components 15 
electrically connected by a connection line being 
assigned the same net name. 
7. The system of claim 1 wherein the symbolic module 
consists of: 
a first set of symbolic instructions to add symbolic variable 20 
or expressions through algebraic expressions; 
a second set of symbolic instructions to aggregate the sym-
bolic variable or expressions as a multivariate polyno-
mial rational function; and 
a third set of symbolic instructions to consisting of one or 25 
more of 
a first subset of instructions to substitute numerical val-
ues of a variable in the symbolic expression; 
a second subset of instructions to aggregate two or more 
symbolic expressions into a symbolic matrix, get 30 
determinants and cofactors of the symbolic matrix 
and pass the results to a time domain module; 
10 
a third subset of instructions to reduce the symbolic 
rational expression to a simplest form; and 
a fourth subset of instructions to limit the variable to zero 
or infinity. 
8. The system of claim 7 wherein the time domain module 
consists of: 
an input to allow the user to enter an univariate polynomial 
rational function with numerical coefficients; 
a first set of time domain instructions to find the roots of a 
denominator from the univariate polynomial rational 
function; 
a second set of time domain instructions to find the resi-
dues; 
a third set of time domain instructions to obtain partial 
fraction expansions; 
a fourth set of time domain instructions to apply inverse 
Laplace transform; and 
a fifth set of time domain instructions to determine the time 
domain transform. 
9. The system of claim 8 wherein the switching module 
consists of: 
a first set of switching instructions to collect switching 
elements from the netlist; 
a second set of switching instructions to save an initial state 
and switch time for each collected switching element; 
and 
a third set of switching instructions to determine which of 
the switching elements are on and off at a point in time 
and arrange switch state change time for the test circuit 
in chronological order. 
* * * * * 
